We propose a method to fabricate a Ni nanocrystal structure by simultaneously coevaporating Ni and SiO 2 pellets. An 800°C rapid thermal annealing was used to enhance the Ni nanocrystals to aggregate. Transmission electron microscopy indicates that the formed Ni nanocrystals show a high density distribution of about 4.5 ϫ 10 12 cm −2 . Then, the memory device using the Ni nanocrystals as charge-trapping centers was fabricated. The Ni nanocrystal memory device has an obvious memory window under capacitance-voltage measurement. X-ray photoelectron spectroscopy confirms the memory effect results from the Ni nanocrystals embedded in the SiO 2 dielectric layer. Moreover, related reliability characteristics have been extracted. © 2009 The Electrochemical Society. ͓DOI: 10.1149/1.3271023͔ All rights reserved. Recently, a nanocrystal ͑NC͒ structure is considered for application in several electrical devices, including nonvolatile memory, photodetector, or single-electron transistor. [1] [2] [3] In the nonvolatile memory devices, a distributed NC structure can provide correct judgment for the logic circuit even if a leakage path is formed in the tunneling oxide. 4 In the major topic of an NC device, the uniformity and density of NCs are the critical problems in replacing the conventional floating-gate memory structure. Based on these reasons, several NC fabricating methods have been investigated to improve the NC performance, such as atomic layer deposition, pulsed-laser deposition, and in situ annealing processes.
Recently, a nanocrystal ͑NC͒ structure is considered for application in several electrical devices, including nonvolatile memory, photodetector, or single-electron transistor. [1] [2] [3] In the nonvolatile memory devices, a distributed NC structure can provide correct judgment for the logic circuit even if a leakage path is formed in the tunneling oxide. 4 In the major topic of an NC device, the uniformity and density of NCs are the critical problems in replacing the conventional floating-gate memory structure. Based on these reasons, several NC fabricating methods have been investigated to improve the NC performance, such as atomic layer deposition, pulsed-laser deposition, and in situ annealing processes. [5] [6] [7] Among the reported processes, ion implantation has also been studied to fabricate a high density NC structure. 8, 9 However, the implantation to fabricate the NC structure is difficult to combine with the current memory device fabricating technology due to the consideration of tunneling oxide damage.
In this article, a method was proposed to fabricate a Ni NC structure by simultaneously coevaporating Ni and SiO 2 pellets. After a thermal annealing process, a high density of Ni NC distribution of about 4.5 ϫ 10 12 cm −3 was observed by the cross-section and plane-view transmission electron microscopy ͑TEM͒ results. Then, the reasonable NC formation process has been studied and demonstrated. Related material analyses confirm that the formed structure consists of the Ni NCs embedded in SiO 2 . Moreover, the Ni NCs formed by annealing the coevaporated film have been implanted into the metal-oxide-insulator-oxide-silicon ͑MOIOS͒ structure to study the memory effect. The Ni NC memory device has an excellent charge-storage ability, including memory window, retention, and endurance characteristics.
Experimental
The memory structure was fabricated on a 6 in. p-type Si substrate. First, a 5 nm thick SiO 2 was grown as the tunneling oxide by dry oxidation in an atmospheric pressure chemical vapor deposition furnace. Then, a dual electron-gun ͑E-gun͒ system was used to deposit the charge-trapping layer of the device. In the codeposition process, Ni and SiO 2 pellets were placed in their respective crucibles. Subsequently, an approximately 10 nm thick mixed film composed of Ni and SiO 2 was deposited by coevaporating the pellets simultaneously. The rate of Ni and SiO 2 was controlled to be about 1:8. After the trapping layer deposition, a rapid thermal annealing ͑RTA͒ treatment set at 800°C in N 2 ambient for 60 s was used to form the Ni NC structure. Afterward, a 50 nm thick blocking oxide was capped by a plasma-enhanced chemical vapor deposition system. Finally, the top and bottom Al gate electrodes were patterned to form the MOIOS structure. After the device formation, TEM and X-ray photoelectron spectroscopy ͑XPS͒ were used to realize the formation of NCs and the compositions of the chargetrapping layer. Moreover, the detailed electrical characteristics such as capacitance-voltage ͑C-V͒, current-density-voltage ͑J-V͒, retention, and endurance characteristics were performed to study the charge-storage ability of the Ni NC memory device.
Results and Discussion
Figure 1a-d demonstrates the cross-sectional and plane-view TEM images of the Ni and SiO 2 mixed film after thermal annealing. Obviously, the NCs aggregated between the tunneling and blocking oxides. The average diameter and the area density of the formed Ni NCs calculated by the plane-view TEM image are around 5 nm and 4.5 ϫ 10 12 cm −2 , respectively. The excellent NC density is superior to the reported literature. [10] [11] [12] [13] [14] [15] [16] In addition, the most appropriate Ni NC size of about 5 nm can reduce the effect of quantum confinement because the charge stored in the smaller NC is unsteady and easy to tunnel back to the Si substrate. 17 The TEM results confirm that the coevaporated method indeed brings an excellent NC characteristic. Moreover, XPS analyses had also been used to further realize the compositions of the trapping layer. Figure 2a and b demonstrates the XPS results of the Ni and SiO 2 mixed film after the thermal annealing process. In Fig. 2a , a peak at 853 eV can be found in the Ni XPS 2p spectra, which corresponds to the binding energy of Ni-Ni. In addition, an obvious Si-O signal at about 533 eV can be seen in the O 1s XPS spectra, as shown in Fig. 2b . Through the XPS results, it can be concluded that the Ni-Ni signal is attributed to the aggregated Ni NCs, and the trapping layer consists of the Ni NCs embedded in the SiO 2 dielectric layer. The process of the coevaporated method to form the high density Ni NCs has also been demonstrated in Fig. 2c . In the NC formation, we also tried to form the Ni NCs at a 700°C RTA condition. The Ni NC structure reveals a multilayer distribution ͑not shown͒. Through the comparison between the structures under different annealing processes, it can be speculated that the improved NC characteristics resulting from the formation process of the coevaporated method is different from those of the self-assembled method. The coevaporated process causes the Ni elements to be distributed in the trapping layer similar to the above-mentioned implantation method. As the external thermal annealing is provided, the evaporated Ni elements can obtain enough energy to leave the initial sites and to diffuse into the mixed film. The Ni diffusion with a large number of collisions results in the Ni nuclei formation. With the increase in annealing temperature, more Ni elements tend to bond to the Ni nuclei and to form the Ni NC structure near the interface between the trapping layer and the tunneling oxide. Then, a high density distribution of the Ni NC structure is formed without the drawback of the implantation. Figure 3a shows the C-V measurement of the formed Ni NC memory device. The flatband voltage shift ͑⌬V FB ͒ extracted by the bidirectional C-V sweeps indicates the charge-storage ability of the Ni NCs. An obvious memory window of 4 V can be obtained under Ϯ10 V gate voltage operations. It can be approximately speculated that about one charge was stored in one Ni NC by the calculation of the memory window and the NC density. In addition, the J-V characteristic of the MOIOS structure was also extracted. Figure 3b indicates that the Ni NC memory device without a serious leakage current has potential for the trapping layer of the memory structure.
To study the reliability behavior of the Ni NC memory device, a 
H50
Electrochemical and Solid-State Letters, 13 ͑3͒ H49-H51 ͑2010͒ H50 retention test is demonstrated in Fig. 4a . The retention characteristic was measured at room temperature by giving a Ϯ10 V gate voltage stress for 10 s and measured up to 10 4 s. The memory window of the Ni NC device is steady after a rapid drop in the initial 100 s. It is thought that the initial drop may result from the sallow trapping of the charge-storage layer similar to the result of the reported literature. 18 Moreover, the endurance behavior has also been studied, as shown in Fig. 4b . In the endurance test, a continuous voltage pulse set at Ϯ10 V for 1 ms was used to stress the memory device. After the continuous voltage pulse operations, a C-V measurement was used to observe the degeneration of the charge-storage ability. Only a slight decay of the memory effect can be found after 10 6 cycle operations. The results mean that the tunneling oxide has enough quality to prevent charge loss even after repeated stress.
Conclusion
In summary, a mixed film deposited by coevaporating Ni and SiO 2 pellets has been studied to form the Ni NC structures for the nonvolatile memory device application in this work. The Ni NCs reveal a high density distribution of 4.5 ϫ 10 12 cm −2 after the 800°C thermal annealing process. The reasonable process has also been proposed to realize the Ni NC formation during the annealing.
In addition, an MOIOS structure using the Ni NCs as the chargestorage centers has also been fabricated and measured. The Ni NC memory device formed by the coevaporated method shows an obvious memory window and good reliability characteristics.
